



## HEXFET® Power MOSFET

- Surface Mount
- Available in Tape & Reel
- Dynamic dv/dt Rating
- P-Channel
- Fast Switching
- Ease of Paralleling
- Simple Drive Requirements






## Description

The HEXFET technology is the key to International Rectifier's advanced line of power MOSFET transistors. The efficient geometry and unique processing of the HEXFET design achieve very low on-state resistance combined with high transconductance and extreme device ruggedness.

The SMD-220 is a surface mount power package capable of accommodating die sizes up to HEX-4. It provides the highest power capability and the lowest possible on-resistance in any existing surface mount package. The SMD-220 is suitable for high current applications because of its low internal connection resistance and can dissipate up to 2.0W in a typical surface mount application.



### **Absolute Maximum Ratings**

	Parameter	Max.	Units	
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, VGS @ -10 V	-3.5	A	
I <sub>D</sub> @ T <sub>C</sub> = 100°C	Continuous Drain Current, V <sub>GS</sub> @ -10 V	-2.0		
I <sub>DM</sub>	Pulsed Drain Current ①	-14		
P <sub>D</sub> @ T <sub>C</sub> = 25°C	Power Dissipation	40	_ w	
P <sub>D</sub> @ T <sub>A</sub> = 25°C	Power Dissipation (PCB Mount)**	3.0		
	Linear Derating Factor	0.32	W/°C	
	Linear Derating Factor (PCB Mount)**	0.025		
V <sub>GS</sub>	Gate-to-Source Voltage	±20	V	
İLM	Inductive Current, Clamp	-14	A	
dv/dt	Peak Diode Recovery dv/dt ③	-5.0	V/ns	
TJ, TSTG	Junction and Storage Temperature Range	-55 to +150		
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	→ °C	

#### **Thermal Resistance**

	Parameter	Min.	Тур.	Max.	Units
Reuc	Junction-to-Case		<del>-</del>	3.1	
R <sub>eJA</sub>	Junction-to-Ambient (PCB mount)**		_	40	°C/W
ReJA	Junction-to-Ambient		_	62	7

<sup>\*\*</sup> When mounted on 1" square PCB (FR-4 or G-10 Material).
For recommended footprint and soldering techniques refer to application note #AN-994.



## Electrical Characteristics @ T<sub>J</sub> = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Test Conditions	
V <sub>(BR)DSS</sub>	Drain-to-Source Breakdown Voltage	-200			٧	V <sub>GS</sub> =0V, I <sub>D</sub> =-250μA	
ΔV <sub>(BR)DSS</sub> /ΔT <sub>J</sub>	Breakdown Voltage Temp. Coefficient	_	-0.22	_	V/°C	Reference to 25°C, I <sub>D</sub> =-1mA	
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance	_	_	1.5	Ω	V <sub>GS</sub> =-10V, I <sub>D</sub> =-1.5A ④	
V <sub>GS(th)</sub>	Gate Threshold Voltage	-2.0		-4.0	V	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =-250μA	
gfs g	Forward Transconductance	1.0	_	_	S	V <sub>DS</sub> =-50V, I <sub>D</sub> =-1.5A ④	
	Duein to Course Leakens Coursest	_	_	-100	^	V <sub>DS</sub> =-200V, V <sub>GS</sub> =0V	
IDSS	Drain-to-Source Leakage Current	_	_	-500	μΑ	V <sub>DS</sub> =-160V, V <sub>GS</sub> =0V, T <sub>J</sub> =125°C	
1	Gate-to-Source Forward Leakage	_	_	-100	nΑ	V <sub>GS</sub> =-20V	
lgss	Gate-to-Source Reverse Leakage	_	_	100	IIA	V <sub>GS</sub> =20V	
Qg	Total Gate Charge	_	_	22	_	I <sub>D</sub> =-4.0A	
Q <sub>gs</sub>	Gate-to-Source Charge	_	_	12	nC	V <sub>DS</sub> =-160V	
$Q_{gd}$	Gate-to-Drain ("Miller") Charge	ı	_	10		V <sub>GS</sub> =-10V See Fig. 6 and 12 @	
t <sub>d(on)</sub>	Turn-On Delay Time	l	<b>1</b> 5	_		V <sub>DD</sub> =-100V	
t <sub>r</sub>	Rise Time	_	25	_	ns	I <sub>D</sub> =-1.5A	
t <sub>d(off)</sub>	Turn-Off Delay Time	_	20	-	1,10	$R_{G}=50\Omega$	
tı	Fall Time	_	15			R <sub>D</sub> =67Ω See Figure 10 ④	
LD	Internal Drain Inductance	-	4.5	_	nН	Between lead, 6 mm (0.25in.)	
L <sub>S</sub>	Internal Source Inductance	_	7.5		ווח	from package and center of die contact	
Ciss	Input Capacitance		350	_		V <sub>GS</sub> =0V	
Coss	Output Capacitance	_	100	_	рF	V <sub>DS</sub> =-25V	
C <sub>rss</sub>	Reverse Transfer Capacitance	_	30	_		f=1.0MHz See Figure 5	

# **Source-Drain Ratings and Characteristics**

	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Is	Continuous Source Current (Body Diode)	_		-3.5	A	MOSFET symbol showing the
I <sub>SM</sub>	Pulsed Source Current (Body Diode) ①	_	_	-14		integral reverse p-n junction diode.
V <sub>SD</sub>	Diode Forward Voltage		_	-7.0	V	T <sub>J</sub> =25°C, I <sub>S</sub> =-3.5A, V <sub>GS</sub> =0V ⊕
trr	Reverse Recovery Time		300	450	ns	T <sub>J</sub> =25°C, I <sub>F</sub> =-3.5A
Qrr	Reverse Recovery Charge	_	1.9	2.9	μC	di/dt=100A/μs ④
ton	Forward Turn-On Time	Intrinsi	Intrinsic turn-on time is neglegible (turn-on is dominated by Ls+Ln)			


#### Notes:


- Repetitive rating; pulse width limited by max. junction temperature (See Figure 11)
- ③ Isp≤-3.5A, di/dt≤95A/ $\mu$ s, Vpp≤V(BR)pss, T $_J$ ≤150°C

② Not Applicable

④ Pulse width ≤ 300  $\mu$ s; duty cycle ≤2%.







V<sub>DS</sub>, DRAIN-TO-SQUIRCE VOLTAGE (VOLTS)

Fig. 3 — Typical Saturation Characteristics




Fig. 2 — Typical Transfer Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 — Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration




Fig. 6 — Typical Transconductance Vs.

Drain Current




Fig. 8 - Breakdown Voltage Vs. Temperature




Fig. 10 — Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 7 — Typical Source-Drain Diode Forward Voltage




Fig. 9 — Normalized On-Resistance Vs. Temperature




Fig. 11 — Typical Gate Charge Vs. Gate-to-Source Voltage






Fig. 12 — Typical On-Resistance Vs.
Drain Current




Fig. 14 — Power Vs. Temperature Derating Curve




Fig. 17a - Switching Time Test Circuit




Fig. 13 — Maximum Drain Current Vs. Case Temperature




Fig. 15 - Clamped Inductive Test Circuit




Fig. 16 — Clamped inductive Waveforms




Fig. 17b - Switching Time Waveforms




Fig. 18a - Basic Gate Charge Waveform




Fig. 18b - Gate Charge Test Circuit

Appendix A: Figure 14, Peak Diode Recovery dv/dt Test Circuit – See page 1506

Appendix B: Package Outline Mechanical Drawing - See page 1507

Appendix C: Part Marking Information – See page 1515

Appendix D: Tape & Reel Information – See page 1519

International Rectifier